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Abstract 
In this paper, a novel low power 20T alternative adder cell featuring modified swing restored complementary pass transistor logic 
(SR-CPL) is proposed. This alternative adder cell structure performs better in terms of power dissipation, propagation delay and 
power-delay-product (PDP) when compared with 26T SR-CPL and other adder cells implemented using conventional logic 
styles. As compared with 26T SRCPL adder cell, the proposed adder cell reduces power by 23.15%, delay by 6.15% and PDP by 
27.91%. This design is carried-out using a TSMC 45nm CMOS technology in Cadence Virtuoso Analog Design Environment at 
45nm technology and simulated using Spectre simulator. This adder cell can be used as a computation element in various DSP 
architectures and microprocessors resulting in high performance. 
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1. Introduction 
The fundamental arithmetic operation which is widely used in DSP architectures and microprocessors is addition. 
The adder cell is used in many modules to perform operations such as subtraction, multiplication, division etc. In 
many of these systems, the critical path of adder determines the performance of the system. Therefore, there is 
always been an increasing research contributions in the area of arithmetic computation.  
On the other hand, the power consumption is critically important in modern integrated circuits especially for low 
voltage, low power applications. There are three major sources of power dissipation in CMOS circuits: switching 
power, short-circuit power and leakage power. Reducing any of these components of sources of power dissipation 
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will lead to overall system power reduction. Apart from this, in modern high performance processing applications, 
there is a need for the design of very high speed circuits. The power-delay-product metric relates the amount of 
energy spent during the realization of the desired task (Mariano Aguirre-Hernandez et.al.,2011). The PDP of the 
adder cell would affect the systems overall performance (A. M. Shams et.al., 1999). 
This Paper presents a novel low power adder cell using an SR-CPL logic style with an alternative logic structure. 
This proposed full-adder cell is more power efficient and reduces the number of transistors as compared to the 
conventional SRCPL based adder cell.  
This paper is organized as follows. Section II describes the existing full-adder cells implemented in various logic 
styles: Static CMOS, CPL, DPL and SR-CPL. Section III proposes a novel low transistor count (20T as compared to 
28T SR-CPL), low power adder cell. Section IV presents the discussion on simulation results and comparisons of 
performance metrics of the proposed design with the existing design mentioned in the literature. Finally, conclusions 
are presented in section V. 
2. Existing Full-Adder Cells 
Different logic styles have been discussed in the literature for the optimization of low power full-adder. The 
various logic styles considered for the performance comparison with the proposed alternate logic structure are static 
CMOS (standard CMOS) (N. Weste et.al., 1998), complementary pass transistor logic (CPL) (K. Yano et.al.,1990), 
double pass transistor logic (DPL) (Mariano Aguirre-Hernandez et.al.,2011) and swing-restored complementary 
pass transistor logic (SR-CPL) (R. Zimmerman  et.al., 1997). The static CMOS logic style is straight forward and 
universal but results in high input loads due to substantial number of large PMOS transistors. The CPL consists of 
fast differential stage due to the cross coupled CMOS pull-up transistors. This differential stage, on the other hand, 
leads to considerably large short circuit currents. DPL provides full swing on the output signals. The combination of 
large CMOS transistors and insufficient dual-rail logic makes DPL not competitive to other pass transistor logics 
and to static CMOS. SR-CPL is derived from CPL which performs swing restoration and output buffering at the 
same time. This logic style is used in the proposed design and the logic structure is modified to reduce the power 
and area. 
3. Proposed Alternate Structure For Full-Adder Cell  
The proposed alternate logic structure shown in Fig. 1 is derived from the swing-restored complementary pass 
transistor logic with some modifications in the carry generation structure which reduces power and area due to 
reduced number of transistors. The proposed full-adder cell implementation requires only equivalence gates 
(XOR/XNOR) along with primary inputs A, B and C and their complementary inputs A , B and C . 
The Sum and Cout expressions are 
   Sum A B C A B C    
   Cout A A B C A B    
 
 
 
 
Fig. 1 Block Diagram of the Proposed Adder Cell Logic Structure 
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The equivalence gates (XOR/XNOR) are realized using swing restored complementary pass transistor logic and 
the Sum and Cout expressions are realized using two multiplexers as shown in Fig. 2. As compared with adder cell 
implemented using SR-CPL logic, this proposed logic eliminates 6 transistors involved for the computation of 
AND/OR logic. As the number of transistors decrease, the complexity and thereby the area and power consumption 
decreases. By using this scheme, the critical path delay for both sum and carry generation is same and these signals 
are generated at the same time. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2 Proposed Alternate Structure for Full-Adder Cell 
4. Results and Discussions 
The proposed adder cell structure is compared with the existing full adder cell structures to obtain their 
performance metrics. Fig. 3 shows the simulation setup model. The schematics were designed using a TSMC 45nm 
CMOS technology in Cadence Virtuoso Analog Design Environment, and simulated using Cadence Spectre 
Simulator. Table I shows the simulation results for the performance comparison of full adders, regarding power 
consumption, propagation delay and PDP. All the full adders were supplied with 1.0V and the maximum frequency 
for the inputs was 1GHz. 
From the simulation results, it is evident that the power consumption is decreased by 23.15% and power-delay-
product is reduced by 27.91% as against the conventional 26T adder using SR-CPL. The decrease in the transistor 
count eventually results in the optimum utilization of the device area. 
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Fig. 3 Simulation Setup Model 
 
Table I. Performance Metrics Comparison of Various Adder Cells 
Logic Style 
Transistor 
Count 
Power 
(uW) 
Delay 
(ps) 
PDP 
(uW*ps) 
Static CMOS  28 1.75 68.45 119.78 
CPL 30 4.10 62.01 246.36 
DPL 28 2.48 28.15 69.81 
SR-CPL 26 2.29 29.92 68.51 
Proposed Adder Cell 20 1.76 28.08 49.42 
6. Conclusions 
An alternative full adder logic structure using swing restored complementary pass transistor logic is proposed. In 
order to analyze the advantages of this adder cell, the performance is compared with several other full adder cells. 
From the simulation results, it is evident that the performance metrics like power dissipation, propagation delay and 
PDP are optimized for this proposed design. Hence this adder cell can be used as a computation element in various 
DSP architectures and microprocessors resulting in high performance. 
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